blob: 453ba99142b1f21cac66185b79f08f81a533004d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
|
[[!meta title="Hardware Ports"]]
ARM
===
ARM Cortex-A8 Core
------------------
Status: Current
String: cortexa8
ISAs: ARMv7-A, Thumb, Thumb-2, NEON SIMD
Word size: 32 bits
Address size: 32 bits
Byte order: little-endian
PCS: Procedure Call Standard for the ARM Architecture
Floating-point ABI: hardware
GCC CPU name: cortex-a8
CFLAGS: -O3 -fsingle-precision-constant
GCC configure options: --with-arch=armv7-a --with-cpu=cortex-a8
--with-tune=cortex-a8 --with-mode=thumb --with-fpu=neon --with-float=hard
--with-abi=aapcs-linux
Intel
=====
Intel 80486 Microprocessor
--------------------------
Status: Potential
String: i486
Word size: 32 bits
Address size: 32 bits
Byte order: little-endian
GCC CPU name: i486
See also:
* [Information on Intel 80486][intel-80486]
Intel P5 Microarchitecture
--------------------------
Status: Potential
String: p5 or i586
Word size: 32 bits
Address size: 32 bits
Byte order: little-endian
GCC CPU name: pentium
P5, Intel's first superscalar microarchitecture, was first implemented in
Pentium CPUs.
See also:
* [Information on Intel P5][intel-p5]
Intel P5 Microarchitecture + MMX
--------------------------------
Status: Potential
String: p5mmx or i586mmx
Word size: 32 bits
Address size: 32 bits
Byte order: little-endian
GCC CPU name: pentium-mmx
Intel P6 Microarchitecture
--------------------------
Status: Planned
String: p6 or i686
Word size: 32 bits
Address size: 36 bits (PAE)
Byte order: little-endian
GCC CPU name: pentiumpro
Intel P6 was first implemented in Pentium Pro CPUs and was later revived in
Pentium M CPUs.
See also:
* [Information on Intel P6][intel-p6]
* [Information on Intel Pentium Pro][intel-pentium-pro]
Intel Core Microarchitecture
----------------------------
Status: Planned
String: core2 or core
Word size: 64 bits
Address size: 64 bits
Byte order: little-endian
GCC CPU name: core2
See also:
* [Information on Intel Core][intel-core]
Intel Nehalem Microarchitecture
-------------------------------
Status: Potential
String: nehalem or corei3 or corei7
Word size: 64 bits
Address size: 64 bits
Byte order: little-endian
GCC CPU name: corei7
This is the microarchitecture used by CPUs in the first-generation Intel Core
i7 family.
See also:
* [Information on Intel Nehalem][intel-nehalem]
Intel Sandy Bridge Microarchitecture
------------------------------------
Status: Potential
String: sandybridge or cori3avx or corei7avx
Word size: 64 bits
Address size: 64 bits
Byte order: little-endian
GCC CPU name: corei7-avx
This is the microarchitecture used by CPUs in the second-generation Intel Core
i7 family. Sandy Bridge CPUs include an on-die GPU.
See also:
* [Information on Intel Sandy Bridge][intel-sandybridge]
AMD
===
AMD K8 Microarchitecture
------------------------
Status: Planned
String: k8
Word size: 64 bits
Address size: 64 bits
Byte order: little-endian
GCC CPU name: k8
This is the first implementation of the AMD64 design, a 64-bit extension to the
IA-32 series.
See also:
* [Information on AMD K8][amd-k8]
AMD Family 10h Microarchitecture
--------------------------------
Status: Potential
String: amdfam10h or fam10h
Word size: 64 bits
Address size: 64 bits
Byte order: little-endian
GCC CPU name: amdfam10h
See also:
* [Information on AMD Family 10h][amd-fam10h]
MIPS
====
64-Bit MIPS (little-endian) Microarchitecture
---------------------------------------------
Status: Potential
String: mips64el
Byte order: little-endian
GCC CPU name: mips64el
32-Bit MIPS (little-endian) Microarchitecture
---------------------------------------------
Status: Potential
String: mipsel
Byte order: little-endian
GCC CPU name: mipsel
[intel-80486]: https://en.wikipedia.org/wiki/Intel_80486
[intel-p5]: https://en.wikipedia.org/wiki/P5_%28microarchitecture%29
[intel-p6]: https://en.wikipedia.org/wiki/P6_%28microarchitecture%29
[intel-pentium-pro]: https://en.wikipedia.org/wiki/Pentium_Pro
[intel-core]: https://en.wikipedia.org/wiki/Intel_Core_%28microarchitecture%29
[intel-nehalem]: https://en.wikipedia.org/wiki/Nehalem_%28microarchitecture%29
[intel-sandybridge]: https://en.wikipedia.org/wiki/Sandy_Bridge
[amd-k8]: https://en.wikipedia.org/wiki/AMD_K8
[amd-fam10h]: https://en.wikipedia.org/wiki/AMD_10h
|
